LRU - Sample Exam Question

A stream of address 4, 4, 2, 4, 5, 5, 2, 3, 6 is entered into a cache memory which can only contain 3 page address at a time.

Using LRU, show the status of the cache memory indicating hits if any.